- Home
- Register
- Attend
- Program
- Technical Program Overview
- SC14 Schedule
- Awards
- Birds-of-a-Feather Sessions (BOFs)
- Emerging Technologies
- Invited Talks
- Panels
- Papers
- Posters
- Scientific Visualization Showcase
- Tutorials
- Workshops
- Doctoral Showcase Program
- HPC Matters Plenary
- Keynote
- SC14 Archive
- SC14 Conference Program
- Tech Program Receptions
- Exhibit
- Engage
- Media
- Media Overview
- Media Releases
- Announcing the Second Test of Time Award Winner
- CDC to Present at Supercomputing 2014
- Finalists Compete for Coveted ACM Gordon Bell Prize in High Performance Computing
- Four Ways Supercomputing Is Changing Lives: From Climate Modeling to Manufacturing Consumer Goods
- Join the Student Cluster Competition
- New Orleans Becomes Home to Fastest Internet Hub in the World
- SC14 Announces New Plenary to Focus on the Importance of Supercomputers in Society
- SC14 Registration Opens, Technical Program Goes Live
- Supercomputing 2014 Recognizes Outstanding Achievements in HPC
- Supercomputing 2014 Sets New Records
- Supercomputing Invited Plenary Talks
- Supercomputing Unveils Ground-Breaking Innovations and the World’s Fastest Computer Network
- World’s Fastest Computer Network Coming to New Orleans
- SC14 Logo Usage
- SC14 Media Partners
- Social Media
- Newsletters
- SC14 Blog
- Opening Press Briefing
- SC Photograph and Film Acceptable Use Policy
- Media Registration
- Video Gallery
- SCinet
SCHEDULE: NOV 16-21, 2014
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Using an Adaptive HPC Runtime System to Reconfigure the Cache Hierarchy
SESSION: Memory System Energy Efficiency
EVENT TYPE: Papers
TIME: 4:00PM - 4:30PM
SESSION CHAIR: Alex Ramirez
AUTHOR(S):Ehsan Totoni, Josep Torrellas, Laxmikant V. Kale
ROOM:393-94-95
ABSTRACT:
A large portion (40% or more) of a processor's power and energy is consumed by the cache hierarchy. We propose a software-controlled adaptive runtime system-based reconfiguration approach for common HPC applications to save cache energy. Our approach overcomes the two major limitations associated with other methods that turn off ways of set-associative caches: predicting the application's future, and finding the best cache hierarchy configuration. Our approach uses Formal Language Theory to recognize the application's pattern and predict its future. Furthermore, it uses the prevalent Single Program Multiple Data (SPMD) model of HPC codes to find the best configuration in parallel quickly. Our experiments using cycle-accurate simulations indicate that 67% of cache energy can be saved by paying just 2.4% performance penalty on average. Moreover, we demonstrate that for some applications, switching to a software-controlled reconfigurable streaming strategy can improve performance by up to 30% and save 75% of cache energy.
Chair/Author Details:
Alex Ramirez (Chair) - Polytechnic University of Catalonia
Ehsan Totoni - University of Illinois at Urbana-Champaign
Josep Torrellas - University of Illinois at Urbana-Champaign
Laxmikant V. Kale - University of Illinois at Urbana-Champaign
Click here to download .ics calendar file
Click here to download .vcs calendar file
Click here to add event to your Google Calendar