- Home
- Register
- Attend
- Program
- Technical Program Overview
- SC14 Schedule
- Awards
- Birds-of-a-Feather Sessions (BOFs)
- Emerging Technologies
- Invited Talks
- Panels
- Papers
- Posters
- Scientific Visualization Showcase
- Tutorials
- Workshops
- Doctoral Showcase Program
- HPC Matters Plenary
- Keynote
- SC14 Archive
- SC14 Conference Program
- Tech Program Receptions
- Exhibit
- Engage
- Media
- Media Overview
- Media Releases
- Announcing the Second Test of Time Award Winner
- CDC to Present at Supercomputing 2014
- Finalists Compete for Coveted ACM Gordon Bell Prize in High Performance Computing
- Four Ways Supercomputing Is Changing Lives: From Climate Modeling to Manufacturing Consumer Goods
- Join the Student Cluster Competition
- New Orleans Becomes Home to Fastest Internet Hub in the World
- SC14 Announces New Plenary to Focus on the Importance of Supercomputers in Society
- SC14 Registration Opens, Technical Program Goes Live
- Supercomputing 2014 Recognizes Outstanding Achievements in HPC
- Supercomputing 2014 Sets New Records
- Supercomputing Invited Plenary Talks
- Supercomputing Unveils Ground-Breaking Innovations and the World’s Fastest Computer Network
- World’s Fastest Computer Network Coming to New Orleans
- SC14 Logo Usage
- SC14 Media Partners
- Social Media
- Newsletters
- SC14 Blog
- Opening Press Briefing
- SC Photograph and Film Acceptable Use Policy
- Media Registration
- Video Gallery
- SCinet
SCHEDULE: NOV 16-21, 2014
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
A System Software Approach to Proactive Memory-Error Avoidance
SESSION: Resilience
EVENT TYPE: Papers
TIME: 4:00PM - 4:30PM
SESSION CHAIR: Ananta Tiwari
AUTHOR(S):Carlos H. A. Costa, Yoonho Park, Bryan S. Rosenburg, Chen-Yong Cher, Kyung Dong Ryu
ROOM:393-94-95
ABSTRACT:
Today's HPC systems use two mechanisms to address main-memory errors.
Error-correcting codes make correctable errors transparent to software,
while checkpoint/restart (CR) enables recovery from uncorrectable errors.
Unfortunately, CR overhead will be enormous at exascale due to the high
failure rate of memory. We propose a new OS-based approach that proactively
avoids memory errors using prediction. This scheme exposes correctable
error information to the OS, which migrates pages and offlines unhealthy
memory to avoid application crashes. We analyze memory error patterns in
extensive logs from a BG/P system and show how correctable error patterns
can be used to identify memory likely to fail. We implement a proactive
memory management system on BG/Q by extending the firmware and Linux. We
evaluate our approach with a realistic workload and compare our overhead
against CR. We show improved resilience with negligible performance
overhead for applications.
Chair/Author Details:
Ananta Tiwari (Chair) - PMaC Lab, SDSC
Carlos H. A. Costa - IBM Corporation
Yoonho Park - IBM Corporation
Bryan S. Rosenburg - IBM Corporation
Chen-Yong Cher - IBM Corporation
Kyung Dong Ryu - IBM Corporation
Click here to download .ics calendar file
Click here to download .vcs calendar file
Click here to add event to your Google Calendar