Performance Grading of GPU-based Implementation of Space Computing Systems Image Compression

Olympia Kremmyda  Vasilis Dimitas  Dimitris Gizopoulos
Department of Informatics and Telecommunications
University of Athens, Greece
{ol-krem, vdimi, dgizop} @di.uoa.gr

Abstract—Modern GPUs can accelerate the execution of inherently data-parallel applications in General-Purpose GPU (GPGPU) computing. However, real-world algorithm realizations on GPUs differ from synthetic benchmarks. In this poster we stress the performance limits of GPUs. We measure the performance of our CUDA implementation of a recommended image compression algorithm (CCSDS-122.0-B-1) for space data systems on NVIDIA GPUs for various image sizes and compare it to the execution on x86 CPUs. The significant control-intensive parts and irregular memory access patterns under-utilize the GPU architecture and effectively serialize large parts of the GPU kernel execution.

We present the execution results on two systems with different CPU/GPU setups. In both systems, our GPU implementation of the algorithm eventually leads to a very moderate 1.1x to 2.1x speedup. Discussion of the performance bottlenecks leads to insights on how GPU execution can be improved in the future by either revising the algorithms or by supporting control-intensive execution on the GPU cores.

Keywords—CCSDS-122.0-B-1, image compression, DWT, BPE, GPGPU, CUDA implementation

I. INTRODUCTION

We characterize the GPU execution performance of the first full CUDA implementation of an important image compression algorithm for space data systems recommended in CCSDS standards [2] [3]. The algorithm consists of two major parts that almost equally determine the overall performance of the algorithm: the Discrete Wavelet Transform (DWT) on the image raw data and the subsequent Bit Plane Encoding (BPE).

II. ALGORITHM AND IMPLEMENTATION

The first part uses DWT to decompose and transform the image data into wavelets coefficients. We focus on the floating-point DWT version and lossy compression because it can lead to more effective image compression quality. Pixels are processed first in rows and then in columns, in 3 levels. Low-pass and high-pass frequency zones of wavelets are generated. In the GPU implementation of the algorithm, the image is distributed into blocks of threads using shared memory to store the transformed pixels during the 3 levels and each thread processes a single pixel.

The decomposed data are grouped into blocks and segments in order to be encoded from the BPE. Coefficients with high information density (DC coefficients) are encoded separately using Rice Algorithm. The rest of the coefficients (AC) are processed into bit planes, groups of bits in a specific bit position of a binary number, and their encoding is completed in 4 stages producing the compressed stream using also Rice Algorithm. The encoding of each segment is performed independently and as a result each thread processes a single segment.

III. EXPERIMENTAL RESULTS

We evaluate our GPU implementation of the algorithm on two CPU/GPU systems and compare them against the sequential CPU implementations. The configurations of the two systems are summarized in Table I.

Table I. Configuration of the Two Evaluation Systems

<table>
<thead>
<tr>
<th></th>
<th>Server 1</th>
<th>Server 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>AMD Phenom™ II X4 965</td>
<td>Intel® Core™ i7-3970X</td>
</tr>
<tr>
<td></td>
<td>4 cores, @ 3.4GHz, 45nm (Released November 2009)</td>
<td>6 cores, @ 3.50GHz, 32nm (Released November 2012)</td>
</tr>
<tr>
<td></td>
<td>8 GB main memory</td>
<td>32 GB main memory</td>
</tr>
<tr>
<td>GPU</td>
<td>NVIDIA Tesla C2070</td>
<td>NVIDIA Tesla K20</td>
</tr>
<tr>
<td></td>
<td>(Fermi architecture),</td>
<td>(Kepler architecture),</td>
</tr>
<tr>
<td></td>
<td>6GB GDDR5 RAM, 448 CUDA cores, 40nm</td>
<td>5GB GDDR5 RAM, 2496 CUDA cores, 28nm</td>
</tr>
<tr>
<td></td>
<td>(Released July 2010)</td>
<td>(Released November 2012)</td>
</tr>
</tbody>
</table>

Fig. 1, Fig. 2 and Fig. 3 visualize the relation between the execution times of the algorithm’s implementation (Table II) in baseline CPU code and GPU code and the corresponding speedups or slowdowns that GPU execution delivers. The values are the ratios between the CPU time and the GPU time.

We performed runs of the total algorithm execution for:

- 1, 2, 4, 8, 16, 32, 64, 128, 256 and 512 threads per CUDA block; and
- 4, 16 and 32 image coefficient blocks per segment that BPE processes

The best cases after testing all the possible combinations are represented below.

Our performance assessment reveals that despite the very large speedup that GPUs offer to the DWT part (ranges from 4x to 110x depending on the CPU/GPU combination and the image sizes), the inherent control-intensive execution and irregular memory access patterns of the BPE part seriously under-utilize the GPU hardware and perform significantly slower than the baseline CPU code. The aggregate effect of these conflicting behaviors is a very moderate overall speedup for the complete algorithm between 1.1x to 2.1x for the larger images (8K).
to execute the whole algorithm in GPU. In Kepler GPU as the most Fermi GPU -0.74 0.36 0.57 0.62 0.76 0.77
0.00 0.20 0.40 0.60 0.80 1.00
Speed up
Image Sizes
Server 1 – Fermi GPU 
vs. Phenom CPU
Server 2 – Kepler GPU 
vs. i7 CPU
Fig. 2: BPE kernel vs. BPE function (CPU) speedup (in most cases a slowdown is measured; CPU/GPU × 1).

IV. RELATED WORK

The national space agencies led CCSDS committee recommends the CCSDS-122.0-B-1 algorithm as the most appropriate image data compression mechanism for 2D digital, spatial image data [2] [3]. This work is the first to port the complete CCSDS Recommended Standard 122.0-B-1 in CUDA and to execute the whole algorithm in GPU. In [1] authors implement the 2D wavelet transform in CUDA but they also transpose the image data in the GPU; the shared memory of the GPU is not exploited and all transformations take place in the global memory. Tenllado et al. [4] discuss an OpenGL implementation of DWT. Van der Laan et al. [5] focus on DWT; both works report significant speedup for DWT as in our case. Furthermore, there are no studies for parallelizing BPE algorithm in CUDA.

V. CONCLUSIONS

We have presented and evaluated the first full CUDA implementation of the space data systems image compression algorithm recommended by the national space agencies. Results show that the performance bottlenecks of the BPE part of the algorithm limit the overall speedup that GPU execution delivers to a moderate 1.1x to 2.1x. An exploration of the major parameters of GPU execution that affect performance of CUDA implementation is also done.

ACKNOWLEDGMENTS

This work is supported by EU’s European Social Fund (ESF) and Greek national funds under the “DiaSTEMA” project and the “Thales/HOLISTIC” project as well as by the Special Account for Research Grants (SARG) of the University of Athens.

REFERENCES