sponsored byIEEEACMThe International Conference for High Performance 
Computing, Networking, Storage and Analysis
FacebookTwitterGoogle PlusLinkedInYouTubeFlickr

SCHEDULE: NOV 16-21, 2014

When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.

Parallel Bayesian Network Structure Learning for Genome-Scale Gene Networks

SESSION: High Performance Genomics

EVENT TYPE: Papers, Best Paper Finalists

TIME: 11:30AM - 12:00PM

SESSION CHAIR: Zhong Jin

AUTHOR(S):Sanchit Misra, Vasimuddin Md, Kiran Pamnany, Sriram P. Chockalingam, Yong Dong, Min Xie, Maneesha R. Aluru, Srinivas Aluru

ROOM:388-89-90

ABSTRACT:

Learning Bayesian networks is NP-hard. Even with recent progress in heuristic and parallel algorithms, modeling capabilities still fall short of the scale of the problems encountered. In this paper, we present a massively parallel method for Bayesian network structure learning, and demonstrate its capability by constructing genome-scale gene networks of the model plant Arabidopsis thaliana from over 168.5 million gene expression values. We report strong scaling efficiency of 75% and demonstrate scaling to 1.57 million cores of the Tianhe-2 supercomputer. Our results constitute three and five orders of magnitude increase over previously published results in the scale of data analyzed and computations performed, respectively. We achieve this through algorithmic innovations, using efficient techniques to distribute work across all compute nodes, all available Intel Xeon processors and Intel Xeon Phi coprocessors on each node, all available threads on each processor and coprocessor, and vectorization techniques to maximize single thread performance.

Chair/Author Details:

Zhong Jin (Chair) - Chinese Academy of Sciences

Sanchit Misra - Intel Corporation

Vasimuddin Md - Indian Institute of Technology Bombay

Kiran Pamnany - Intel Corporation

Sriram P. Chockalingam - Indian Institute of Technology Bombay

Yong Dong - National University of Defense Technology, China

Min Xie - National University of Defense Technology, China

Maneesha R. Aluru - Georgia Institute of Technology

Srinivas Aluru - Georgia Institute of Technology

Add to iCal  Click here to download .ics calendar file

Add to Outlook  Click here to download .vcs calendar file

Add to Google Calendarss  Click here to add event to your Google Calendar


Paper provided by the ACM Digital Library

Paper also available from IEEE Computer Society