- Home
- Register
- Attend
- Program
- Technical Program Overview
- SC14 Schedule
- Awards
- Birds-of-a-Feather Sessions (BOFs)
- Emerging Technologies
- Invited Talks
- Panels
- Papers
- Posters
- Scientific Visualization Showcase
- Tutorials
- Workshops
- Doctoral Showcase Program
- HPC Matters Plenary
- Keynote
- SC14 Archive
- SC14 Conference Program
- Tech Program Receptions
- Exhibit
- Engage
- Media
- Media Overview
- Media Releases
- Announcing the Second Test of Time Award Winner
- CDC to Present at Supercomputing 2014
- Finalists Compete for Coveted ACM Gordon Bell Prize in High Performance Computing
- Four Ways Supercomputing Is Changing Lives: From Climate Modeling to Manufacturing Consumer Goods
- Join the Student Cluster Competition
- New Orleans Becomes Home to Fastest Internet Hub in the World
- SC14 Announces New Plenary to Focus on the Importance of Supercomputers in Society
- SC14 Registration Opens, Technical Program Goes Live
- Supercomputing 2014 Recognizes Outstanding Achievements in HPC
- Supercomputing 2014 Sets New Records
- Supercomputing Invited Plenary Talks
- Supercomputing Unveils Ground-Breaking Innovations and the World’s Fastest Computer Network
- World’s Fastest Computer Network Coming to New Orleans
- SC14 Logo Usage
- SC14 Media Partners
- Social Media
- Newsletters
- SC14 Blog
- Opening Press Briefing
- SC Photograph and Film Acceptable Use Policy
- Media Registration
- Video Gallery
- SCinet
SCHEDULE: NOV 16-21, 2014
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Managing DRAM Latency Divergence in Irregular GPGPU Applications
SESSION: Memory and Microarchitecture
EVENT TYPE: Papers
TIME: 11:30AM - 12:00PM
SESSION CHAIR: Suzanne Rivoire
AUTHOR(S):Niladrish Chatterjee, Mike O'Connor, Gabriel H. Loh, Nuwan Jayasena, Rajeev Balasubramonian
ROOM:391-92
ABSTRACT:
Memory controllers in modern GPUs aggressively reorder
requests for high bandwidth usage, often interleaving requests from
different warps. This leads to high variance in the latency of
different requests issued by the threads of a warp.
Since a warp in a SIMT architecture can proceed only when all of its
memory requests are returned by memory, such latency divergence causes
significant slowdown when running irregular GPGPU applications.
To solve this issue, we propose memory scheduling mechanisms that
avoid inter-warp interference in the DRAM system to reduce the average
memory stall latency experienced by warps. We further reduce latency
divergence through mechanisms that coordinate
scheduling decisions across multiple independent memory channels. Finally we show that carefully
orchestrating the memory scheduling policy can achieve low average
latency for warps, without compromising bandwidth utilization. Our
combined scheme yields a 10.1% performance improvement for irregular
GPGPU workloads relative to a throughput-optimized GPU memory
controller.
Chair/Author Details:
Suzanne Rivoire (Chair) - Sonoma State University
Niladrish Chatterjee - NVIDIA Corporation and University of Utah
Mike O'Connor - NVIDIA Corporation
Gabriel H. Loh - Advanced Micro Devices, Inc.
Nuwan Jayasena - Advanced Micro Devices, Inc.
Rajeev Balasubramonian - University of Utah
Click here to download .ics calendar file
Click here to download .vcs calendar file
Click here to add event to your Google Calendar