BEGIN:VCALENDAR
PRODID:-//Microsoft Corporation//Outlook MIMEDIR//EN
VERSION:1.0
BEGIN:VEVENT
DTSTART:20141116T143000Z
DTEND:20141116T230000Z
LOCATION:394
DESCRIPTION;ENCODING=QUOTED-PRINTABLE:ABSTRACT: The use of heterogeneous architectures in HPC at the large scale has become increasingly common over the past few years.  One new technology for HPC is the Intel Xeon Phi co-processor also known as the MIC.  The Xeon Phi is x86 based, hosts its own Linux OS, and is capable of running most codes with little porting effort.  However, the MIC architecture has significant features that are different from that of current x86 CPUs.  Attaining optimal performance requires an understanding of possible execution models and the architecture. =0A=0AThis tutorial is designed to introduce attendees to the MIC architecture in a practical manner.  Experienced C/C++ and Fortran programmers will be introduced to techniques essential for utilizing the MIC architecture efficiently.   Multiple lectures and hands-on exercises will be used to acquaint attendees with the MIC platform and to explore the different execution modes as well as parallelization and optimization through example testing and reports.  All exercises will be executed on the Stampede system at the Texas Advanced Computing Center (TACC).  Stampede features more than 2PF of performance using 100,000 Intel Xeon E5 cores and an additional 7+ PF of performance from more than 6,400 Xeon Phi.
SUMMARY:Programming the Xeon Phi
PRIORITY:3
END:VEVENT
END:VCALENDAR